Equivalence checking hardware multiplier designs
نویسنده
چکیده
We generate SAT benchmarks encoding the problem of equivalence checking two different industrial hardware designs for integer multiplication.
منابع مشابه
Modular Minimization of Deterministic Finite State Machines
This work presents a modular technique for minimizing a deterministic nite state ma chine FSM while preserving its equivalence to the original system Being modular the minimization technique should consume less time and space Preserving equivalence the resulting minimized model can be employed in both temporal logic model checking and sequential equivalence checking thus reducing their time and...
متن کاملSAT-based Combinational Equivalence Checking
Combinational equivalence checking is one of the key components in today’s hardware verification methodology. Structural similarity of the two designs are exploited by existing BDD, SAT, or ATPG based methods. This report presents a technique for improving the performance of the existing SAT-based combinational equivalence checkers by adding new constraints based on the structural similarity. O...
متن کاملcient Equivalence Checking of Multi - Phase Designs Using Retiming
The use of multi-phase clocking scheme, aggressive pipelining and \sparse" encodings in high performance designs results in a tremendous increase in the state space. In this paper, we show that automatically transforming such designs to ones that have more \dense" encodings can result in signi cant bene ts in using implicit BDD-based techniques for their veri cation. We formulate a relaxed reti...
متن کاملSequential equivalence checking between system level and RTL descriptions
Sequential equivalence checking between system level descriptions of designs and their Register Transfer Level(RTL) implementations is a very challenging and important problem in the context of Systems on a Chip (SoCs). We propose a technique to alleviate the complexity of the equivalence checking problem, by efficiently decomposing it using compare points. Traditionally, equivalence checking t...
متن کاملSimulation-Guided Property Checking Based on Multi-Valued AR-Automata
The verification of digital designs, i.e., hardware or embedded hardware/software systems, is an important task in the design process. Often more than 70% of the development time is spent for locating and correcting errors in the design. Therefore, many techniques have been proposed to support the debugging process. Recently, simulation and test methods have been accompanied by formal methods s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007